During the past few years, two-dimensional (2D) layered materials have emerged as the most fundamental building blocks of a wide variety of optoelectronic devices. The weak van der Waals (vdW) interlayer forces allow the 2D monolayers to isolate and restack into arbitrary stacking heterojunctions. The recently developed chemical vapor deposition (CVD) technique shows great promise for the production of large domain building blocks of 2D heterostructures with vertical and lateral stacking and much better device performance. This review is the first of its kind to discuss the research progress of flexible FETs based on graphene/semiconductor heterostructures, in which graphene acts as both electrode and semiconductor material.
Introduction
Two-dimensional (2D) materials, such as nano-lms, superlattices and quantum wells, refer to the materials in which the free movement (plane motion) of electrons takes place only in the two dimensional non-nanoscale. Graphene is the most signicant among all the 2D materials proposed up till now 1 and has single (or several) atomic layer thickness. Beyond graphene, 2D materials also include transition metal oxides (e.g. MnO 2 , ZnO), transition metal carbides and/or carbonitrides (MXene), transition metal chalcogenides (e.g. MoS 2 ), hexagonal boron nitride (h-BN), topological insulators (e.g. Bi 2 Se 3 , Sb 2 Te 3 ), silicene, germanene, black phosphorus (BP) and so on ( Fig. 1) .
2-5 2D materials as promising building blocks for novel nanoelectronics include semiconductors, insulators, transparent conductors and transducers, [6] [7] [8] because amongst other considerations, these atomic sheets afford the ultimate thickness and scalability, which is desired in a variety of essential material categories. 2D semiconductors exhibit high carrier mobility, high on-off current ratio and excellent bendability that suit for future low-power consumption and exible electronics. [9] [10] [11] [12] These materials are laterally composed of strong covalent bonds, which provide great in-plane stability. On the other hand, the weak van der Waals (vdW) interlayer forces allow us to isolate 2D monolayer and restack them into arbitrary stacking heterojunctions without the need to consider the atomic commensurability in contrast to their bulk counterparts. van der Waals (vdW)-bonded layered materials offer great variety in both structural and electronic properties, opening up new avenues for scientic research to obtain better device design and desired device functionalities by assembling heterostructures based on distinct 2D layers. Although, all-2D vdW heterostructures offer unique properties and functionalities compared with conventional devices, it still remains a challenge to produce entire families of 2D materials and their heterostructures over large areas with high electronic quality. Furthermore, control of doping type, carrier concentration and stoichiometry is quiet difficult for most 2D materials, limiting the scope and progress of all-2D vdW heterostructures. 13 Graphene is the rst truly 2D crystalline material, which is composed of periodic honeycomb lattice formed by sp 2 hybrid orbitals of covalently bonded carbon atoms ( Fig. 1b and c) .
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The p orbital of coplanar carbon atoms overlap each other and form large conjugated p bonds. There is a freely moving electron at each grid point, which endow graphene to have super high electron mobility (2 Â 10 5 cm 2 V À1 s À1 ) at low temperature Klein tunneling effect, 32 and so on.
Transistors are the central device building blocks of all modern electronic systems. The rst thin lm transistors (TFTs) can be dated back to 1962, 33 which used vacuum evaporation technique along with shadow masks to deposit gold electrodes, an n-type polycrystalline cadmium sulde (CdS) semiconductor channel and a Si monoxide gate insulator on a glass substrate. The integration of TFTs on exible substrates is of considerable interest for diverse applications including electronic-paper, wearable display and articial skin, and can enable a new generation of exible, wearable and disposable electronics.
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The major challenges for the realization of high performance electronics on exible substrates are the difficulties in achieving TFTs with a high carrier mobility, high on/off ratio, low operating voltage and using a low temperature-compatible fabrication process.
The highest carrier mobility, excellent optical transparency, high mechanical strength as well as atomic thickness of graphene layers make it extremely useful for exible FET application. Fabrication of FETs using 2D graphene crystals as an active component can signicantly contribute in the evolution of next generation exible thin lm electronic devices and there have been quite a few reviews summarizing the graphene-based TFTs and their applications. [38] [39] [40] [41] [42] [43] [44] [45] Keeping in view the high demand of graphene based exible electronics, in this review, we summarize recent development of exible FETs based on graphene and/or graphene/semiconductor heterojunctions, consistent with the role of graphene as channel layer and/or electrodes in FETs.
Graphene acting as channel material in thin film transistors
For eld-effect transistors (FETs), the level of its carrier mobility oen determine the level of some other important performance parameters, such as current density, energy efficiency, switching delay, and so on. High mobility is benecial to realize the maximum static control, 7 optical transparency, 46 sensitivity 47 and exibility, 48, 49 and broaden the application elds of TFTs. In this regard, graphene is one of the best choice for transparent conductive thin lms in FETs, due to its excellent electronic, mechanical, optical properties and good stability as mentioned above.
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Graphene transparent conductive thin lms have been usually used as the conducting channel layer for graphene-based eld effect transistors (GFETs). The main opportunities for graphene in both high-performance and low-power applications stem from the atomic thinness achievable in graphene-based devices, which lead to an almost perfect control of the channel potential. Very recently, Johari et al. 50 have reviewed the electrical performance of GFETs using various architectures and different geometries of graphene conducting channel layer. Graphene has great advantage for its use in exible electronics but at the same time it needs an opening of band gap for TFTs. Researchers had tried to get the good on/off ratio in graphene based FETs by fabricating the graphene as a channel layer. For example, graphene nanoribbon (a kind of graphene with width below 10 nm (ref. 51) ) has been one of the most widely used conducting channel materials for GFETs. Wang et al. 52 successfully synthesized graphene nanoribbons with smooth edges and size smaller than 10 nm. They demonstrated that the on/off ratio of GFETs increases with the decrease in width of graphene nanoribbon and at room temperature, the on/off ratio and carrier mobility were up to $1 Â 10 6 and $200 cm 2 V À1 s
À1
, respectively. Processing graphene sheets into nanoribbons with widths of less than 10 nm can open up a bandgap that is large enough for room-temperature transistor operation, but nanoribbon devices oen have low driving currents or transconductances. In comparison with graphene nanoribbons, the graphene nanomesh, which can be viewed as many graphene nanoribbons arrange orderly and periodically in another conducting channel material, cannot only introduce the band gap for graphene, but also dramatically increased the driving current of GFET devices. [53] [54] [55] For instance, Bai et al. 55 successfully obtained the graphene nanomesh with width of 5 nm, on/off ratio of the GFET based graphene nanomesh was about 100, and the current density of GFETs based graphene nanomesh was about 100 times to that of GFETs based on graphene nanoribbons. They prepared the nanomeshes with variable periodicities and neck widths as low as 5 nm using block copolymer lithography.
Graphene acting as electrode material in thin film transistors
The conventional electrode of eld effect transistors (FETs) is mainly metal or metal oxide with limited applications as a result of their disadvantages such as insensitivity, opacity, non-exibility as well as large contact resistance between the metal electrode and the active layer of FETs. However, graphene electrode effectively overcomes the above disadvantages of the metal electrode for FETs. Therefore, graphene transparent conductive lms are widely used as an electrode material for GFETs, 56-62 with a heterojunction structure between graphene electrode and the inorganic and/or organic semiconductor active layer.
Heterojunctions refer to an interface between two different semiconductors (electron donor and electron acceptor), where the electronic band structure near the interface is changed according to electrostatics.
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The semiconductor heterojunctions have been applied in many solid-state devices, such as solar cells, photo detectors, semiconductor lasers, and lightemitting diodes (LEDs). In 1960, Anderson 63 successfully prepared high quality heterojunctions for the rst time, and provided a detailed energy band diagram and theoretical models. Due to the great inuence of the semiconductor junction in our daily life, Nobel Prize in physics was awarded to Zhores I. Alferov, Herbert Kroemer and Jack S. Kilby for their contributions towards the development of semiconductor heterostructures. [64] [65] [66] The weak van der Waals (vdW) interlayer forces in 2D materials allow us to isolate 2D monolayer and restack them into arbitrary stacking heterojunctions without the need to consider the atomic commensurability in contrast to their bulk counterparts. Hence, a new research eld of heterojunctions formed by 2D layered materials has emerged since 2013. 67 The vertically stacked 2D layers can be formed by mechanical stacking, serving as a quick and convenient way of forming heterostructures (Fig. 2 ). In comparison with the horizontal (lateral) heterojunction, the vertical heterojunctions usually have higher electron transition efficiency due to their larger bonding area between two different heterostructured components.
Preparation of graphene/semiconductor heterojunctions
The semiconductor heterojunctions play an important role in modern electronics, being used as an essential building block of solid state devices, such as photo sensors, solar cells, lightemitting diodes and semiconductor lasers. Two-dimensional (2D) materials have the advantages of possessing unique optical bandgap structures and large surface area. Owing to the layered structures of 2D materials, the formation of heterostructures can be in vertical or lateral fashion. Depending on the architecture of the heterostructures, the fabrication methods vary. Here, we sort the fabrication processes into two categories, one is the mechanical stacking method and the other is the direct synthesis.
3.1.1 Mechanical stacking method. Owing to the invention of exfoliation and transfer methods of layered materials, 1 the mechanically or chemically exfoliated 2D akes can be manually stacked to form 2D heterostructures, where the interlayer vdW forces hold the heterostructure securely. The 2D akes can be mechanically/chemically exfoliated from bulk materials or isolated from the synthetic 2D layers on substrates. The stacking order and the interface of the heterojunctions are critical for their electrical and optical properties. The possibility to form various stacking lattice orientations provides the heterojunction interface with tunable physical properties depending on the interaction strength of the two layered materials. For example, the carrier mobility of graphene on SiO 2 is normally limited by the scattering effect of charged impurities, substrate surface roughness and SiO 2 optical phonons. Dean et al. 19 have demonstrated a graphene device on h-BN interface layers by using mechanical exfoliated and transfer method. The atomic at and nearly free charge trapping of h-BN layers serves as excellent substrate for graphene. The carrier mobility of graphene devices fabricated on h-BN substrates is nearly an order higher than the devices on amorphous SiO 2 substrates. The graphene layers on h-BN show reduced roughness, less doping and improved chemical stability, demonstrating the critical role of the interfaces. Although the exfoliation technique can produce high quality 2D crystals for fundamental study, it still remains challenging to control the location, layer number and interface of the produced heterojunction, which hinders the practical fabrication.
3.1.2 Direct CVD growth of 2D nanomaterials heterostructures. Although, mechanical stacking serves as a quick and convenient way of forming vertically stacked 2D heterostructures, the chemical vapor deposition (CVD) method has emerged as a promising method for fabricating 2D heterojunction in the past few years due to its advantages of being suitable for assembling large area and great variety of 2D stacking structures directly.
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The synthesized heterojunction can provide a much cleaner interface for fundamental research and hence better device performance. Furthermore, the development of this methodology has shown the possibility to synthesize lateral 2D heterojunction, which goes beyond the limitations of the mechanical stacking method. It also allows the direct synthesis of various 2D heterojunctions with vertically stacked or laterally stitched interface. For example, Shi et al. 68 showed that MoS 2 can be deposited on a CVDgraphene lm via the van der Waals epitaxial growth, through the adsorption and decomposition of (NH 4 ) 2 MoS 4 vapor on graphene. The direct formation of the graphene/MoS 2 hybrid lm might have some applications based on the highly conductive and transparent graphene electrode coupled with MoS 2 as catalyst or active redox centers.
Graphene/inorganic semiconductor heterojunction TFT
Each layer in graphene consists of a covalently bonded, dangling-bond-free lattice and is weakly bound to neighboring layers by van der Waals interactions. This makes it feasible to isolate, mix and match highly disparate atomic layers to create a wide range of van der Waals heterostructures (vdWHs) without the constraints of lattice matching and processing compatibility. 69 Since the discovery of graphene, it became clear that when a graphene nanosheet is combined with some inorganic semiconductors, the zero-gap shortcomings, that limit the on/off current ratio of graphene-based transistors, could be considerably reduced or even avoided.
Graphene/inorganic semiconductor heterojunctions could be classied as binary 19, [70] [71] [72] [73] [74] and ternary 8, 75, 76 heterostructures according to the components in the heterostructures (Table 1) 73 reported the vertical integration of graphene/MoS 2 heterostructures of layered materials for the fabrication of a new generation of vertical eld-effect transistors (VFETs) with a room temperature on/off current ratio >10 3 and a high current density of up to 5000 A cm À2 ( Fig. 3a and   b ). Subsequently, Moriya et al. 71 further improved the on/off ratio and current density of the VFETs based on graphene/MoS 2 heterostructures to 10 5 and 10 4 A cm
À2
, respectively ( Fig. 3c and e) . Very recently, Kang et al. 72 presented a vertical eld-effect transistor geometry based on a graphene/black phosphorus (graphene/BP) van der Waals heterostructure (Fig. 4) . The resulting device characteristics include high on-state current densities (>1600 A cm
) and current on/off ratios exceeding 800 at low temperature. Two distinct charge transport mechanisms were identied, which are dominant for different regimes of temperature and gate voltage. In particular, the Schottky barrier between graphene and BP determines charge transport at high temperatures and positive gate voltages, whereas tunneling dominates at low temperatures and negative gate voltages.
Some graphene-based ternary heterojunctions, such as graphene/h-BN/MoS 2 (ref. 75) and graphene/h-BN/WS 2 ,
76 have also been reported. For example, Roy et al. 75 successfully prepared a graphene/h-BN/MoS 2 heterostructured TFT in which graphene was used as the electrode and contacts material and MoS 2 /h-BN heterojunction was used as the active layer (Fig. 5) . This transistor exhibited n-type behavior with an ON/OFF current ratio of >10 6 , and an electron mobility of $33 cm 2 V À1 s À1 . Uniquely, the mobility does not degrade at high gate voltages, presenting an important advantage over conventional Si transistors where enhanced surface roughness scattering severely reduces carrier mobilities at high gate-elds. Lee et al. 8 also reported a graphene/h-BN/MoS 2 heterostructured TFT in which graphene was used as the gate electrode whereas MoS 2 /h-BN heterojunction was used as the active layer (Fig. 6) . The high eld effect mobility of 45 cm 2 V À1 s À1 was achieved in trilayer MoS 2 at low operating gate voltage (DV G < 10 V), along with no transport curve hysteresis which is due to the charge-trap-free h-BN dielectric and clean channel/dielectric interface. Moreover, due to the mechanical strength and exi-bility of these materials, those FETs show unchanged performance up to 1.5% applied strain.
Graphene/organic semiconductor heterojunction TFT
Electron injection barrier between the interfaces of graphene and organic materials is low, 79 which makes graphene/organic hybrids to have good carrier transport behavior and high mobility. Moreover, the work function of graphene is about 4.3 eV and matches the HOMO energy level of many organic semiconductors. 80, 81 These are the two main reasons why vertical thin lm transistors based on graphene/organic semiconductor heterojunction could obtain excellent optoelectronic properties. Graphene is usually used as electron acceptor (ntype), and the electron donor (p-type) in 2D graphene/organic semiconductor heterojunctions mainly consisting of pentacene, [82] [83] [84] (Table 2) .
Shih et al. 82 synthesized a series of graphene/organic semiconductor heterostructured (e.g. graphene/pentacene, graphene/C 60 ) vertical thin lm transistors (VFETs) with good optoelectronic properties (Fig. 7 and Table 2 ). Interestingly, they reported the rst experimental evidence that the underlying mechanism of partially screened eld effect and selective carrier injection through graphene dominate the electronic transport at the organic semiconductor/graphene heterointerface. They demonstrated exible organic/graphene VFETs with bending radius <1 mm with the output current per unit area equivalent to that of the best oxide planar FETs. As shown in Fig. 8 , Hlaing et al. 83 reported organic thin lm transistors based on vertical heterojunctions of graphene and organic semiconductors (pentacene and C 60 ). In these thin heterostructure devices, current modulation is accomplished by tuning the injection barriers at the semiconductor/graphene interface with the application of gate voltage. N-Channel devices fabricated with a thin layer of C 60 show a room temperature on/off ratio >10 4 and current density of up to 44 mA cm À2 . Because of the intrinsic ultra-short channel in the vertical structure, the device is fully operational at a driving voltage of 200 mV.
Kim et al. 93 demonstrated a exible vertical Schottky Barrier (SB) transistor architecture based on a graphene-organic heterojunction and an ion gel gate dielectric. Specically, an ion gel gate dielectric consisting of an ionic liquid within a network polymer was used to modulate the SB formed at the grapheneorganic (p-type pentacene or n-type N,N 0 -dioctyl-3,4,9,10-perylenedicarboximide) heterojunction upon application of a bias at the gate located parallel to the source electrode. The resulting p-and n-type devices could be successfully operated at voltages below 1 V while yielding a high current density in excess of 100 mA cm À2 and a high on/off current ratio greater than 10 3 .
Liu et al. 91 fabricated high-performance organic vertical thin lm transistors (OVTFTs) based on graphene/organic semiconducting (P3HT, PBT7 and PCBM) thin lm heterostructures through a general strategy of OVTFT fabrication with ultra-short channel length without using conventional highresolution lithography processes (Fig. 9) . Electrical studies show that those vertical transistors exhibit excellent switching behavior with an ON/OFF ratio greater than 10 3 and a high current density greater than 3.4 A cm
À2
, and thus enable high cutoff frequency devices comparable to planar ultra-short channel organic transistors.
Conclusions and outlook
In this review, we have attempted to summarize recent development of exible thin lm transistors (TFT) based on graphene and graphene/semiconductor heterostructures according to the role of graphene which act as electrodes material as well as a channel layer in FET. Especially, we reviewed the progress of TFTs based on graphene/semiconductor (including inorganic and organic semiconductors) heterojunctions in which graphene act as electrodes materials in detail. It must be recognized that there are many caveats and challenges. For example, although the channel material itself may be atomically thin, electric eld lines can extend from the drain to the source through the underlying buried oxide, leading to drain-induced barrier lowering, or through the high-k gate dielectric, leading to so-called fringing-eld-induced barrier lowering. On the other hand, there are still many challenges ahead in creating large-area and very at (<0.2 nm surface roughness) 2D lms, although graphene single crystals up to 5 cm in diameter have been grown on hydrogen-terminated germanium. 96 Certainly, graphene needs various technological issues to overcome, nevertheless it looks promising for exible electronic applications, which are difficult to realize with conventional materials. In future, large-area integration of 2D materials, specically graphene, with materials of other dimensionality is likely to have a sizable impact on semiconductor technologies. Furthermore, single-crystalline lm quality and thickness uniformity with minimal cracks, voids, wrinkles, ripples and other contaminants are critical. Therefore, direct synthesis of highquality 2D materials on insulating substrates should be a high priority. Overall, the vast integration possibilities presented by mixed-dimensional vdW heterostructures suggest considerable future growth potential for this eld in both fundamental studies and applied technologies. It is anticipated that further progress in 2D material growth, heterostructure formation and device fabrication shall lead to practical applications in future.
